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The performances of conductive-bridging random access memory (CBRAM) have been reviewed for different switching
materials such as chalcogenides, oxides, and bilayers in different structures. The structure consists of an inert electrode
and one oxidized electrode of copper (Cu) or silver (Ag). The switching mechanism is the formation/dissolution of a
metallic filament in the switching materials under external bias. However, the growth dynamics of the metallic filament in
different switching materials are still debated. All CBRAM devices are switching under an operation current of 0.1 μA to
1 mA, and an operation voltage of ±2 V is also needed. The device can reach a low current of 5 pA; however, current
compliance-dependent reliability is a challenging issue. Although a chalcogenide-based material has opportunity to have
better endurance as compared to an oxide-based material, data retention and integration with the complementary
metal-oxide-semiconductor (CMOS) process are also issues. Devices with bilayer switching materials show better
resistive switching characteristics as compared to those with a single switching layer, especially a program/erase
endurance of >105 cycles with a high speed of few nanoseconds. Multi-level cell operation is possible, but the stability
of the high resistance state is also an important reliability concern. These devices show a good data retention of >105 s
at >85°C. However, more study is needed to achieve a 10-year guarantee of data retention for non-volatile memory
application. The crossbar memory is benefited for high density with low power operation. Some CBRAM devices as a
chip have been reported for proto-typical production. This review shows that operation current should be optimized
for few microamperes with a maintaining speed of few nanoseconds, which will have challenges and also opportunities
for three-dimensional (3D) architecture.
Keywords: CBRAM; Conductive bridge; Resistive switching; Chalcogenide; Solid electrolyte; Bilayer; Three-dimensional
(3D); MemoryReview
Background
In recent days, resistive random access memory (RRAM)
technology is one of the most promising and reliable al-
ternative solutions to overcome the scaling bottleneck of
FLASH [1]. The advantages of RRAM devices are their
simple metal-insulator-metal structure, low fabrication
cost, long endurance, and non-volatile properties with
low power consumption, multi-level cell (MLC) oper-
ation, and especially excellent scaling below the <11 nm
technology node [2-5]. One of the RRAM devices is
conductive-bridging random access memory (CBRAM),* Correspondence: sidhu@mail.cgu.edu.tw
1Thin Film Nano Tech. Lab., Department of Electronic Engineering, Chang
Gung University, 259 Wen-Hwa 1st Rd., Kwei-Shan, Tao-Yuan 333, Taiwan
Full list of author information is available at the end of the article
© 2015 Jana et al.; licensee Springer. This is an
Attribution License (http://creativecommons.or
in any medium, provided the original work is pwhich has high possibility to fulfill the requirements for
next-generation non-volatile memory (NVM) technology
as mentioned in the International Technology Roadmap
for Semiconductors (ITRS) [1]. In addition, major bene-
fits are high speed (few nanoseconds) and low voltage
operation (±3 V). Basically, the structure of CBRAM de-
vices consists of one metal electrode which is electro-
chemically active (i.e., anode) or oxidized under external
positive bias, such as Ag or Cu, and another one which is
electrochemically inert (i.e., cathode), such as platinum (Pt),
iridium (Ir), gold (Au), tungsten (W), or titanium-nitride
(TiN). These two electrodes are separated by a solid elec-
trolyte or oxide materials. In 1976, Hirose et al. [6] reported
memory switching using a Ag dendrite in a Ag-doped
As2S3 film in a Ag/As2S3/Mo structure. In 1999, Kozicki
et al. [7] reported a programmable metallization cell (PMC)Open Access article distributed under the terms of the Creative Commons
g/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction
roperly credited.
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have different names like electrochemical metallization cell
(ECM), ‘atom switch’ [8], or CBRAM [9]. Generally, they
are called ‘CBRAM’. According to their concepts, when a
positive voltage is applied on the anode, an electrochemical
reaction occurs, which oxidizes the metal to form ions
(Cuz+, z = 1, 2, or Ag+). The cations drift through the solid
electrolyte switching layer under the electric field, and the
metal ions are reduced on the inert electrodes. As this
process continues, a metallic filament is established in be-
tween the two electrodes and the device switches from the
high resistance state (HRS) to the low resistance state
(LRS). By changing the polarity of the voltage, an electro-
chemical dissolution of the conductive bridges takes place,
resetting the device from the LRS to the HRS. The resist-
ance state changes by applying external bias, and the
switching is reversible. It is true that device reliability in-
cluding stable switching characteristics, program/erase en-
durance, and data retention at 85°C for 10 years at a low
current of few microamperes is a very challenging issue
for production. In addition, the switching mechanism in
different structures including materials and electrodes is
not understood clearly. Especially, the growth kinetics of
the metallic filament in oxide- and non-oxide-based mate-
rials are still debated. Although the memory performances
of a designed structure with low operation current have
huge opportunities to fulfill the requirements of ITRS,
they are not achieved yet. Even though many papers have
been reported by several groups, a complete review on
CBRAM performances including switching characteristics,
reliability, mechanism, and so on for real production is
needed, which is not reported yet.
Here, the challenges and opportunities of CBRAM de-
vices using different switching materials such as chalco-
genides, oxides, and bilayers in different structures have
been reviewed. Memory performances such as switching
characteristics, endurance, multi-level cell operation,
and data retention have been discussed. Memory devices
can be operated with an operation current of 0.1 μA to
1 mA under an operation voltage of ±2 V. Filament
growth dynamics in different switching materials have
been discussed. Device reliabilities such as switching
uniformity, endurance, and data retention under a few
microamperes are very challenging issues. The device
can be scaled down below the 11 nm technology node
and has a very good opportunity for non-volatile cross-
bar memory for 3D architecture in the near future. Fi-
nally, CBRAM as a chip has been discussed for future
production.
Materials and deposition methods
CBRAM performance depends on switching materials in-
cluding different non-oxides and oxides. The non-oxides,
i.e., chalcogenides, are GeSex [10-12], GeS2 [13,14], GeTe[15], Cu2S [16], Ag2S [8], and so on. The oxide-based ma-
terials are Ta2O5 [16,17], SiO2 [18], ZrO2 [19], GeOx
[20,21], and so on. Other materials such as amorphous Si
[22] and Si3N4 [23] have been reported also. Some re-
ported results show CBRAM characteristics using bilayer
switching materials: one layer is used as a buffer or inter-
facial layer and the other one is used as a switching layer.
Bilayers such as Cu-Te/GdOx [24], Cu-Te/SiOx [25],
MoOx/GdOx [26], TiOx/TaSiOy [27], GeSex/TaOx [28], Ti/
TaOx [29], Cu-Te/Al2O3 [30], TiW/Al2O3 [31], and CuTe-
C/Al2O3 [32] have been reported by many groups. Depos-
ition process parameters of different switching materials
are discussed below.
Memory devices using chalcogenide-based switching
materials are reported below. Chalcogenide glasses are
based on the chalcogen elements, and they have a wide
range of properties such as optical and electrical ones, as
reported in the literature. Several types of chalcogenide-
based solid electrolytes have been reported for future re-
sistive switching memory applications. Kozicki et al. [10]
reported a Ag/Ag33Ge20Se47/Ni PMC device. A 100-nm-
thick Ni as a bottom electrode (BE) was fabricated on
SiO2/Si substrates. Then, 50-nm-thick Ge70Se30 was
evaporated with the help of a Knudsen-type cell under
10−6 Torr vacuum. This approach will help in maintain-
ing almost the same level of elementary content of the
switching material. A very low deposition rate of 0.03
nm/s was maintained to enhance the step coverage and
filled into the narrow via-holes. Immediately after that, a
30-nm-thick Ag film was deposited to form a Ag:GeSe
solid electrolyte. In this case, Ag diffusion by exposure
to 405-nm ultraviolet (UV) radiation was time consum-
ing and cost effective. To avoid this issue, Schindler
et al. [11] reported a Ag/Ag-GeSe/Pt structure. Their
memory cells consisted of a 100-nm-thick continuous Pt
BE on SiO2/Si substrates. A Si3N4 layer was deposited
on Pt by plasma-enhanced chemical vapor deposition
(PECVD) method with a deposition rate of 0.2 nm/s.
Via-holes with varying diameters from 2.5 to 50 μm
were patterned by optical lithography. The solid electro-
lyte layer was 50-nm-thick Ge0.3Se0.7 and was deposited
by radio-frequency sputtering or physical vapor depos-
ition (PVD) at a rate of 0.2 nm/s. The applied power
ranged from 5 to 25 W. The top electrodes were pat-
terned by optical lithography. Then, the Ag layer was de-
posited by thermal evaporation at a deposition rate of
0.5 nm/s. After that, a lift-off process was carried out to
obtain the final device. Due to the low melting point of
Se (221°C), it is difficult to control the composition of
GeSe after deposition by sputtering. To keep the same
composition, the GeSe material was deposited by using
an electron beam evaporator, which we have also re-
ported previously [12]. The resistive switching material
and electrodes were deposited by PVD processes such as
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evaporation. Initially, 8-in. p-type Si (100) wafers were
used to deposit a SiO2 layer with a thickness of approxi-
mately 200 nm. The SiO2 layer was grown by thermal
oxidation. Then, W or TiN metal was used as a BE on
the SiO2/Si substrates. The thickness of the BE was ap-
proximately 200 nm. To design the memory devices, a
SiO2 layer with a thickness of approximately 150 nm
was deposited. Lithography was used to pattern via-
holes with different nominal areas from 200 × 200 nm2
to 8 × 8 μm2 of the active switching region. After defin-
ing the via-hole regions, reactive-ion etching (RIE)
process was used to etch the uncovered SiO2 films and
to open the W BE contact. Following this, a GexSe1 − x
solid electrolyte with a thickness of approximately 40
nm was deposited using an electron beam evaporator.
Pure GexSe1 − x (x = 0.2 to 0.5) granules (commercially
available) with different compositions such as Ge0.2Se0.8,
Ge0.3Se0.7, Ge0.4Se0.6, and Ge0.5Se0.5 were used for depos-
ition. The chamber pressure was 5 × 10−6 Torr prior to
deposition. The deposition rate was 1 to 2 Å/s. Then, a
Cu top electrode (TE) with a thickness of approximately
40 nm was deposited using a thermal evaporator. A 160-
nm-thick layer of Al was then deposited in situ using the
same thermal evaporator. Otherwise, a 100- to 200-nm-
thick Cu electrode was used. Finally, a lift-off process wasFigure 1 TEM images and EDX analysis of a Cu/Ge0.4Se0.6/W pristine memory
a scale bar of 50 nm. The Ge0.4Se0.6 film shows to be amorphous, as shown in
are clearly shown by the dark-field TEM image and (d) corresponding EDX anperformed to obtain the resistive switching memory de-
vice. To investigate the memory device and microstructure
of the solid electrolyte films, transmission electron micros-
copy (TEM) was carried out using a FEI Tecnai G2F-20
field emission system with an energy of 200 kV. The mem-
ory devices for TEM observation were prepared using an
FEI Helios-400s system with an operating voltage of 5 kV
and using a Ga+ ion source. Figure 1a shows a TEM image
and energy-dispersive X-ray spectroscopy (EDX) analysis
of a Cu/Ge0.4Se0.6/W structure [33]. The thicknesses of
the Cu and W electrodes are found to be 136 and 85 nm,
respectively. The thickness of the Ge0.2Se0.8 solid electro-
lyte films is approximately 38 nm. A small via-hole size is
about 140 nm in width, which is lower (slightly) than our
design size (200 nm). The Ge0.4Se0.6 film is amorphous, as
shown in the outside (Figure 1b) and inside (Figure 1c) of
the via-hole regions. A layer-by-layer structure is observed
from those images. All materials such as Cu, Ge, Se, and
W in the Cu TE, GeSe switching, and W BE layers are
confirmed by EDX analysis (Figure 1d). Figure 2a shows
the X-ray photo-electron spectroscopy (XPS) spectra of
the GexSe1 − x solid electrolyte films. The peak binding en-
ergies of Ge0.5Se0.5, Ge0.4Se0.6, Ge0.3Se0.7, and Ge0.2Se0.8
films are found to be 30.1, 30.6, 31, and 31.1 eV, respect-
ively. The peak binding energy of Ge 3d electrons in-
creased (30.1 to 31.1 = 1 eV) owing to increased Sedevice. (a) TEM image of a Cu/Ge0.4Se0.6/W pristine memory device with
the (b) outside and (c) inside of the via-hole region. (c) Different layers
alysis of the W, Ge0.4Se0.6, and Cu films from (a) [33].
Figure 2 XPS spectra of GexSe1 − x solid electrolytes for (a) Ge 3d
and (b) Se 3d electrons. The binding energy increased with
increasing Se contents.
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trons are 1.1, 1.6, 2.0, and 2.1 eV for Ge0.5Se0.5, Ge0.4Se0.6,
Ge0.3Se0.7, and Ge0.2Se0.8 films, respectively. A similar
chemical shift of Ge 3d electrons was reported by Ueno
et al. [35]. According to their reported results, the chem-
ical shifts of Ge 3d electrons are 2.2 ± 0.1 eV for GeSe2
and 1.7 ± 0.1 eV for GeSe, while those of Se 3d electrons
are negative, which is similar to our results. The corre-
sponding binding energies of Se 3d core-level electrons
for Ge0.5Se0.5, Ge0.4Se0.6, Ge0.3Se0.7, and Ge0.2Se0.8 films
are found to be 54.2, 54.5, 54.7, and 54.8 eV, respectively
(Figure 2b). A positive shift of binding energies from 54.2
to 54.8 = 0.6 eV is owing to the higher Se contents. The
chemical shifts of Se 3d (55.2 eV) electrons are found to
be −1.0, −0.7, −0.5, and −0.4 eV for Ge0.5Se0.5, Ge0.4Se0.6,
Ge0.3Se0.7, and Ge0.2Se0.8 films, respectively. However, the
chemical shifts of Se 3d (55.5 eV) electrons are −1 eV for
GeSe2, as reported by Ueno et al. [35]. Slight variation ofbinding energies is related to the material deposition
process and conditions [36]. On the other hand, the O 1s
core-level electron signal is not observed in the GexSe1 − x
film. To search better thermal stability, other switching
materials are discussed below.
Kozicki et al. [13] also reported the fabrication of a Ag
(or Cu)/GeS/W structure. They deposited a W BE on
SiO2/Si substrates by chemical vapor deposition (CVD)
method and then covered it with a 100-nm-thick SiO2
layer. Via-holes with different diameters ranging from
180 nm to 5 μm were opened on the SiO2 layer by op-
tical projection lithography and RIE. Then, 40- and 50-
nm-thick GexS1 − x (0.30 < x < 0.35) films were depos-
ited by PVD. Next, a 25-nm-thick Ag (or Cu) layer was
deposited by PVD. The chamber pressure was main-
tained at 10−6 Torr. It is important to note that the de-
position of the switching layer is a difficult process as
the vapor pressure of the S component is very high.
Vianello et al. [14] reported CBRAM devices using a
Ag/Sb:GeS2/W-plug structure, and 1T1R configuration
in 8 × 8 arrays integrated in the complementary metal-
oxide-semiconductor (CMOS) process was done. The
plug size was 0. 2 μm. The thickness of the Ag-doped
GeS2 layer, which was deposited by co-sputtering, was
30 nm. The Sb material was doped 2% to 20% in GeS2.
A thin Ag layer was dissolved into GeS2 using a photo-
diffusion process [13]. Then, the Ag layer as a TE was
deposited. Choi et al. [15] reported a Cu/GeTe/TaN
structure. A SiO2 layer with a thickness of 100 nm was
grown on a Si substrate. Corresponding materials such as
TaN, GeTe, and SiO2 were deposited (in the given order)
onto the prepared substrate using a radio-frequency (RF)
sputtering system. The thicknesses of TaN, GeTe, and
SiO2 layers were 30, 50, and 100 nm, respectively. Via-hole
devices with different sizes of 200 nm, 400 nm, 10 μm, and
50 μm were patterned by e-beam lithography. Banno et al.
[16] reported a Cu/Cu2 − αS/Pt structure. Terabe et al. [8]
reported a gap-type resistive switching memory device. At
first, an Ag2S-coated Ag wire was crossed by a Pt wire.
They mentioned that the ‘crossbar’ structure was con-
venient for integrating switches to be used in actual
devices. Some oxide-based materials for CBRAM devices
are explained below.
Banno et al. [16] reported a Cu/Ta2O5/Pt structure for
their CBRAM devices. A 15-nm-thick Ta2O5 film with
an O/Ta ratio of 2.5 was deposited on a Pt electrode by
RF sputtering. Next, a 50-nm-thick Cu electrode was de-
posited and covered by a 50-nm-thick Pt film to avoid
oxidization of Cu. In our previous work [17], we have
fabricated a Cu/Ta2O5/W structure. The via-holes were
patterned as mentioned above in our work. Then, 15- to
20-nm-thick Ta2O5 films were deposited using an e-
beam evaporator. The Ta2O5 granules were used. Next, a
Cu TE with a thickness of 100 nm was deposited using a
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to obtain the memory devices. A post metal annealing
treatment was performed at a temperature of 350°C for
1 min in N2 ambient. Schindler et al. [18] reported a
Cu/SiO2/W structure. A 100-nm-thick W BE was depos-
ited by CVD on SiO2/Si substrates. Then, a SiO2 switch-
ing material with thicknesses varying from 12 to 50 nm
was grown by electron beam evaporation. A Cu TE with
a thickness of 35 to 45 nm was deposited. Then, Cu was
diffused into SiO2 by thermal annealing at 610°C to have
a Cu/Cu:SiO2/W structure. Li et al. [19] fabricated a Ag/
ZrO2/Au structure. First, a 50-nm-thick Ag layer was
deposited using an electron beam evaporator. A ZrO2
film was also deposited. The vacuum pressure and the
deposition rate were 2 × 10−6 Torr and 1 Å/s, respect-
ively. After that, a 50-nm-thick Au TE with different
areas such as 100 × 100 μm2 to 800 × 800 μm2 was de-
posited. A GeOx switching material as CMOS compat-
ible was reported by us [20]. Via-holes with size ranging
from 0.2 × 0.2 μm2 to 8 × 8 μm2 were reported. A GeOx
film with a thickness of approximately 10 nm was then
deposited by RF sputtering. The GeOx film showed to be
polycrystalline. The chamber pressure was 2 × 10−5
Torr. The deposition power and pressure were 50 W
and 2 × 10−2 Torr, respectively. Argon (Ar) gas with aFigure 3 Schematic illustration (a) and optical image (b) of the cross-point m
approximately 1.2 × 1.2 μm2. The thickness of the GeOx solid electrolyte film isflow rate of 25 sccm was used. A Ge target was used to
deposit the GeOx solid electrolyte. Then, a Cu TE with a
thickness of approximately 200 nm was deposited using
a thermal evaporator. A lift-off process was next per-
formed to obtain the final via-hole devices in a Cu/
GeOx/W structure. Cross-point memory devices using
an Al/Cu/GeOx/W structure were also reported [21].
First, a SiO2 layer with a thickness of approximately 200
nm was grown by a wet oxidation process. After the
masking process, a GeOx film with a thickness of 10 nm
was deposited by the same RF sputtering. A Cu layer
with a thickness of 40 nm was deposited using a thermal
evaporator, and then, an Al layer with a thickness of ap-
proximately 160 nm was deposited in situ using a ther-
mal evaporator. Finally, a lift-off process was performed
to get the cross-point devices. A schematic illustration
of the fabricated GeOx-based cross-point memory device
is shown in Figure 3a [21]. The GeOx solid electrolyte
was sandwiched in between Cu and W electrodes. An
optical micrograph (OM) image of the 5 × 5 cross-
points is shown in Figure 3b. The memory characteris-
tics of this cross-point memory device are discussed
later. Kim et al. [22] reported CBRAM characteristics
using a Ag/a-Si/SiGe/W crossbar structure. Initially, a
W BE with a thickness of approximately 20 nm wasemory devices for 3D architecture. The area of the active cross-point is
approximately 10 nm [21].
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SixGe1 − x film of 20 nm was deposited by thermal CVD
at 425°C. An amorphous Si (a-Si) as a resistive switching
material was deposited by PECVD method. The thick-
ness of the a-Si film was approximately 20 nm. Finally, a
Ag TE was deposited. This complete stack was patterned
by electron beam lithography and plasma etching
process. The thickness of all the layers was 50 nm half-
pitch arrays. Sun et al. [23] also reported bipolar
CBRAM characteristics using a Ag/Si3N4/Pt memory de-
vice. The device size was 100 × 100 μm2. Even though
many groups reported a single-layer switching material,
bilayer switching materials showed to be promising.
Aratani et al. [24] investigated CBRAM characteristics
using a TE/Cu-Te/GdOx/W structure. In this case, both
TE and switching materials were deposited on the BE by
a sputtering process. Device sizes of 20 and 50 nm were
designed. The Cu-Te layer behaved as a buffer layer, and
the GdOx layer was used as a switching layer. The Cu
filament formation/dissolution in the GdOx layer was
controlled by a buffer layer through external bias. Simi-
larly, Cu-Te/SiOx bilayers were also reported [25]. Yoon
et al. [26] reported MoOx/GdOx bilayers in a Cu/MoOx/
GdOx/Pt structure. A 10-nm-thick GdOx layer was de-
posited on a Pt/Ti/SiO2/Si substrate using an electron
beam evaporator. A 100-nm-thick Pt was also deposited.
After a lift-off process, a device size of 50 × 50 μm2 was
fabricated. A NanoBridge CBRAM device was reported
by using a Cu/Ta/TaSiOy/Ru structure [27]. The memory
cell was integrated in the CMOS process. Via-holes with
cell sizes ranging from 1 μm to 50 nm were completed.
After deposition of a Ti or Ta barrier layer on Cu, a
TaSiOy solid electrolyte was deposited by RF sputtering
in Ar/O2 gas. The CBRAM devices were connected
through contact holes and controlled the switching
through a CMOS transistor. Therefore, the 1T1R config-
uration was developed. In our previous work [28], we re-
ported GeSex/TaOx bilayer materials in an Al/Cu/GeSex/
TaOx/W structure. Although this CBRAM device using
GeSex/TaOx bilayers shows promising resistive switching
characteristics, the thermal stability of the Ge20Se80 ma-
terial is an issue. To have a CMOS-compatible structure,
we reported a Al/Cu/TiO2/TaOx/W CBRAM device
[29]. The via-hole devices were fabricated as follows
[17,28]. A Ta2O5 film with a thickness of 18 nm was de-
posited from pure Ta2O5 granules using an electron
beam evaporator. The resulting Ta2O5 film was mixed
with Ta metal (i.e., TaOx, where x < 2.5), as characterized
by XPS. The Cu as mobile ions plays a major role in the
Al/Cu/TaOx/W structure resistive switching memory de-
vice. The Cu can be oxidized at the Cu/TaOx interface
during deposition and hinders the resistive switching
memory performance. Therefore, Cu oxidation is ex-
pected to be avoided by inserting a Ti nanolayer at theCu/TaOx interface. A thin Ti layer with a thickness of
approximately 3 nm was deposited in situ using an elec-
tron beam evaporator with Ti granules. Finally, a device
with an Al/Cu/TiO2/TaOx/W structure was obtained.
These memory devices were annealed by rapid thermal
annealing (RTA) at 350°C in N2 ambient for 1 min. Oxy-
gen accumulated in the Ti nanolayer and formed TiO2.
Figure 4a shows a TEM image of the device with a Ti
nanolayer at the Cu/TaOx interface [29]. The device size
was approximately 150 × 150 nm2. All layers were cov-
ered well at the active and outer regions (Figure 4b,c).
Oxygen accumulated in the Ti layer as expected, result-
ing in a thin TiO2 layer of approximately 3 nm. This ac-
cumulated oxygen originated from the TaOx layer and
formed a more defective TaOx film, which is in agree-
ment with the Gibbs free energy and helps to have re-
peatable resistive switching characteristics. On the other
hand, Al2O3-based bilayer materials were also reported.
Goux et al. [30] reported the compositional effect of a
Cu-Te buffer layer on the switching characteristics of a
Pt/CuxTe1 − x/Al2O3/Si structure. The Al2O3 layer with
a thickness of 3 nm was deposited by atomic layer de-
position (ALD). Using a shadow mask, CuxTe1 − x dots
were deposited by using a co-sputtering system. Cu and
Cu0.1Te0.9 targets were used. The size of the dots was 3
mm wide and 50 nm thick. Belmonte et al. [31] fabri-
cated a Cu/TiW/Al2O3/W structure in a 90 nm technol-
ogy node. Firstly, a 3-nm-thick Al2O3 layer was
deposited on a W BE by ALD. After that, a 10-nm-thick
TiW alloy with 25 at % of Ti was deposited by using a
sputtering system. Then, a Cu seed layer was deposited
by a sputtering process. At last, a TiN TE was deposited
to get the final device. Devulder et al. [32] reported a
TiN/Cu0.6Te0.4-C/Al2O3/Si structure to enhance the
thermal stability and switching behavior of memory de-
vices. Table 1 presents a brief description about the ma-
terial, structure, and fabrication procedure of CBRAM
devices. Using chalcogenides, oxides, and bilayer mate-
rials in the above structures, the resistive switching
memory characteristics are explained below.
Memory characteristics
Chalcogenide-based materials
Germanium (Ge)-based chalcogenide glasses have been
widely studied because of their well-known mechanism
and also they offer several advantages, whereas Cuz+ or Ag+
ions exhibit high mobility. In our previous study [33], we
have reported the bipolar current-voltage (I-V) characteris-
tics of a Cu/Ge0.4Se0.6/W structure, as shown in Figure 5a.
The step voltage was 20 mV during voltage sweep. The
current compliance (CC) was 200 μA. The size of the
memory device was 200 × 200 nm2. It is noted that the
formation voltage is not required for GexSe1 − x solid
electrolyte-based CBRAM devices. The I-V hysteresis loop
Figure 4 TEM image of an Al/Cu/Ti/TaOx/W structure. (a) HRTEM images of the (b) outside and (c) inside of the via-hole device, as shown in (a).
After deposition of a Ti nanolayer, it became TiO2 [29].
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a voltage applied to the TE is swept from 0 to +0.56 V
(arrow 1); this is the HRS. Beyond the voltage of +0.56 V,
there is an instantaneous switching from the HRS to the
LRS (arrow 2). The resistive switching is observed beyond a
voltage of 0.56 V, which is called SET voltage (VSET). To
form a Cu metallic filament into the Ge0.4Se0.6 solid
electrolyte, the applied bias should be larger than the





Ag/Ag33Ge20Se47/Ni [10] - Eva
Ag/Ag-GeSe/Pt [11] - RF
Al/Cu/Ge0.5Se0.5/W [12] Thermal Ele
Ag or Cu/GeS/W [13] PVD PVD
Ag/Sb:GeS2/W [14] - RF
Cu/Ta2O5/Pt [16] - RF
Cu/Ta2O5/W [17] Thermal evaporator E-b
Cu/Cu:SiO2/W [18] - E-b
Ag/a-Si/SiGe/W [22] - CVD
Ag/Si3N4/Pt [23] RF sputtering PEC
Cu/Cu-Te/GdOx/W [24] Sputtering Spu
Cu/Ta/TaSiOy/Ru [27] - PEC
Al/Cu/Ti/TaOx/W [29] Thermal Ele
Cu-Te/Al2O3/Si [30] Co-sputtering ALD
Al/TiN/Cu/TiW/Al2O3/W [31] - ALDLRS up to a negative voltage of −0.18 V (arrows 3 to 6).
The resistive memory device reaches a HRS if the volt-
age applied is more than the negative voltage or RESET
voltage (VRESET) < −0.16 V (arrow 7). A large RESET
current (IRESET) of −85 μA confirms that the strong Cu
metallic filament is formed into the Ge0.4Se0.6 solid elec-
trolyte. To reach a HRS, a negative voltage of −1.2 V
should be large enough (arrow 8). The metallic filament is
gradually dissolved by applying a higher negative voltage.Device
size (μm)itching material BE
poration - 40, 75
sputtering Thermal evaporation 2 to 50
ctron beam Sputtering 0.2 to 8.0
CVD 0.18 to 5
PVD - 0.2
sputtering - -
eam evaporation Sputtering 0.2 to 8.0
eam evaporation CVD 0.35 to 5
Sputtering 0.05
VD RF sputtering 10
ttering - 0.02, 0.05
VD - 0.05 to 1
ctron beam Sputtering 0.15
- -
Sputtering 0.09
Figure 5 I-V and corresponding R-V hysteresis characteristics of an
Al/Cu/Ge0.4Se0.6/W resistive memory device. (a) I-V hysteresis
characteristics of an Al/Cu/Ge0.4Se0.6/W resistive memory device. The
device size was 0.2 μm. (b) Corresponding R-V hysteresis characteristics
of the device [33].
Figure 6 I-V hysteresis for a Cu/Ge0.3Se0.7/W memory device and
typical P/E cycles of a Cu/Ge0.2Se0.8/W memory device. (a) I-V
hysteresis of more than 100 consecutive DC cycles for a Cu/
Ge0.3Se0.7/W memory device. The size of the memory device is 4 ×
4 μm2. (b) Typical P/E cycles of a Cu/Ge0.2Se0.8/W memory device.
Every P/E cycle was recorded. This suggests that the P/E cycles are
more than 105.
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followed using arrows 9 and 1. The corresponding resist-
ance vs sweeping voltage (R-V) hysteresis characteristics
are plotted in Figure 5b. A high resistance ratio (HRS/
LRS) of approximately 3 × 106 is observed, which is useful
for MLC operation. Choi et al. [15] and Liaw et al. [37]
also reported a high resistance ratio of >103 to 105. Kund
et al. [9] have reported bipolar resistive switching phe-
nomena using a Ag/GeSe/W structure at a CC of 2 μA.
The VSET was +0.2 V. Kozicki et al. [13] have reported re-
sistive switching characteristics at a VSET of +0.4 V and a
CC of approximately 10 μA. One hundred consecutive I-V
switching cycles at a CC of 100 μA are shown in Figure 6a.
However, the step voltage was 0.1 V. The VSET varied from
0.3 to 0.5 V. Variations of the resistance states and RESET
current are also observed, due to the higher Se content
(80%). Figure 6b shows the program/erase (P/E) cycles for
every cycle. The P/E current and pulse width are 500 μA
and 500 μs, respectively. The programming and erasing
voltages are 1.25 and −1.0 V, respectively. The read voltageis 0.1 V. Even though large variations of resistance states
are observed, the memory device will have 105 P/E cycles.
All memory devices using GexSe1 − x solid electrolytes are
performed more than >105 P/E cycles, which is beneficial
by using GexSe1 − x solid electrolytes. Kozicki et al. [10]
have reported >1010 read endurance using a Ag/Ag33G-
e20Se47/Ag structure. Kund et al. [9] have investigated >10
6
P/E endurance using a GeSex-based CBRAM device.
Vianello et al. [14] have also reported the P/E endurance
characteristics of a Sb-doped GeS2-based chalcogenide-
based CBRAM cell, as shown in Figure 7. The memory
device performs >105 P/E cycles at 30-ns pulse width
with a resistance ratio of >10. However, there is voltage-
time dilemma. For a high-speed operation, the pro-
gram/erase voltage needs to be higher. Hasegawa et al.
[38] have studied the switching time of a Ag2S- and
Cu2S-based gap-type atomic switch as a function of
bias voltage measured at room temperature, as shown
in Figure 8. The switching time (ts) is expressed as function
of switching bias (Vs > VSET), as shown in Equation 1:
Figure 7 P/E endurance of >105 cycles of Ag/Sb-doped GeS2/W-
based 1S1R (one selector-one resistor configuration) CBRAM cell [14].
Figure 8 Switching time vs switching bias characteristics. For (a)
Ag2S-based gap-type atomic switch at room temperature and (b)
Cu2S-based gap-type atomic switch [38].
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The exponential nature of the time vs voltage charac-
teristics suggests that a higher SET voltage can drastic-
ally reduce the time to SET the memory cell. Even a
0.1-V increment can result in around one to two orders
of reduction in SET time. The switching time can be dis-
tinguished into two decay components when the bias
voltage is increased (Figure 8a). The values of decay fac-
tors β1 and β2 are 67.7 and 32.9 for low-voltage and
high-voltage regions, respectively. Similar phenomena
are also reported in a Cu2S switching material, as shown
in Figure 8b. In this case, the values of decay factors β1
and β2 are 54 and 25 for low-voltage and high-voltage
regions, respectively. These two exponential decay fac-
tors exhibit different rate limiting processes for the low-
voltage and high-voltage regions. It is well known that
there are only few mechanisms such as metallic filamen-
tary switching that require few nanoseconds (<10 ns) to
switch a device from SET to RESET and vice versa.
Thus, for the 10-year data retention criterion, the device
needs to maintain the ratio of the retention time to the
SET time of around 1016 and VSET/Vread of around 10.
Again, the read voltage needs to be high enough to
maintain the ratio of Vprogram/Vread at 10 for circuit con-
straint. It is also required that the cell withstand the read
voltage for 10 years. Schindler et al. [39] have also re-
ported this switching time-voltage dependence of SiO2-
based CBRAM cells. Therefore, CBRAM devices can be
operated at low current and stable data retention is also
an important part. We have reported data retention
characteristics of >11 h at a CC of 200 μA for a Cu/Ge0.4Se0.6/W CBRAM device [40]. The memory device
shows data retention at higher temperatures (85°C and
150°C) and maintains a large resistance ratio of >100;
however, long-time data retention does not show to be
stable. Vianello et al. [14] have shown a data retention
of >105 s at 130°C using a Sb-doped GeS2 solid electrolyte.
Jameson et al. [41] have reported an excellent data reten-
tion of >106 s at 200°C in a Ag/GeS2/W memory cell. In
addition, MLC capability is also important for high-density
memory application. Russo et al. [42] have reported
multi-level data retention characteristics of >105 s with
CC (or Icompl) varying from 5 to 500 μA, as shown in
Figure 9. It can be observed that LRS or Rc is not so
stable at 5 μA as compared to 50 and 500 μA. This sug-
gests that the filament size is smaller for lower current
compliance as compared to higher current compliance.
However, HRS maintains the same level at different CCs
for more than 104 s. Kund et al. [9] have studied the
variation of LRS with varying CC ranging from 100 nA
Figure 10 I-V hysteresis for Ge0.2Se0.8 and LRS/HRS vs CCs. (a) I-V
hysteresis at a CC of 1 nA for a Ge0.2Se0.8 solid electrolyte. (b) LRS/
HRS vs CCs for lower and higher Ge contents of the GexSe1 − x
solid electrolytes.
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levels can be achieved. Figure 10a presents a resistive
switching memory device using Ge0.2Se0.8 solid electro-
lytes in an Al/Cu/Ge0.2Se0.8/W structure which can be
operated at a very low CC of 1 nA. The sweeping volt-
age direction is shown by arrows 1 to 2. Figure 10b
shows the behavior of resistance states with CCs ran-
ging from 1 nA to 1 mA for Ge0.2Se0.8 and Ge0.5Se0.5 de-
vices. For both devices, LRS decreases with increasing
CCs from 1 nA to 1 mA owing to filament diameter in-
crease. At a CC of <10 μA, the LRS of the Ge0.2Se0.8 de-
vice is lower than that of the Ge0.5Se0.5 device. This
suggests that Cu ions can be easily migrated through a
higher Se content, which results in a large variation of
HRS. However, the average HRS of Ge0.2Se0.8 devices
decreases faster than that of Ge0.5Se0.5 devices. This in-
dicates that the filament dissolution length of Ge0.5Se0.5
devices is larger than that of Ge0.2Se0.8 devices because
of the thinner filament diameter or less overshoot effect.
So resistive switching properties strongly depend on the
compositional variations of GexSe1 − x solid electrolytes.
However, the SET voltage, endurance, data retention,
and so on may be controlled using different composi-
tions of GeSex solid electrolytes as per the requirement
of the applications.
Oxide-based materials
It is observed that the chalcogenide-based CBRAM
device shows great potential for next-generation non-
volatile memory, but one of the discrepancies is com-
patibility with the CMOS process. To mitigate this issue,
binary metal oxides like Ta2O5 [16,17], SiO2 [18], ZrO2
[19], GeOx [20,21], and so on have been reported, and
their memory characteristics are discussed here. Sakamoto
et al. [43] have reported bipolar resistive switchingFigure 9 Excellent multi-level data retention of >105 s. With varying
Icompl (CC) from 5 to 500 μA of memory cell which is very promising
for high-storage multi-bit operation [42].behaviors using a Cu/Ta2O5/Pt structure at a CC of
100 μA. However, a large IRESET of >1 mA was reported.
In our previous study [17], we have reported bipolar re-
sistive switching phenomena using an Al/Cu/TaOx/W
structure at a CC of 100 μA and a small operating voltage
of ±1 V, as shown in Figure 11a. The voltage sweep is
shown by arrows 1 to 8. The value of IRESET is approxi-
mately 43 μA, and it is good for application. The values of
VSET and VRESET are 0.75 and −0.2 V, respectively. This
device is operated at a very low CC of 5 pA (Figure 11b).
The IRESET is approximately 3 pA. Although the device
shows switching such a low current at 5 pA, it is difficult
for real application because the operation speed will be
also slower too. So far, it is operated at the lowest current
in the literature. Schindler et al. [18,44] have investigated
I-V characteristics using W/Cu:SiO2/Cu and Ir/Cu:SiO2/
Cu cells and low operation currents of 1 nA and 5 μA,
respectively. Tsunoda et al. [45] have reported CBRAM
phenomena using a Ag/TiO2/Pt structure at a CC of
100 μA. Statistical distribution of the HRS and LRS of
Al/Cu/TaOx/W memory devices shows also to be good
Figure 11 I-V hysteresis characteristics of a Cu/Ta2O5/W memory
device. (a) Bipolar I-V hysteresis characteristics of a Cu/Ta2O5/W
memory device. The memory device performs under a small
operating voltage of ±1 V. Current compliance is 100 μA. (b) I-V
hysteresis characteristics with a low current compliance of 5 pA are
also obtained [17].
Figure 12 Program/erase endurance of >104 cycles of a Ta2O5-based
CBRAM cell. This shows good endurance; however, the operation
current is also high [47].
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an acceptable resistance ratio of cycle-to-cycle as well as
device-to-device. Liu et al. [46] have reported the im-
provement of device-to-device uniformity introducing Cu
nanocrystals (NCs) in Ag/ZrO2/Cu-NC/Pt structures. The
NCs guide conductive filament (CF) growth and reduce
the randomness of the CF formation and rupture pro-
cesses, leading to improved stability and uniformity of the
memory devices. Li et al. [19] have reported good cumula-
tive probability (device-to-device) of SET/RESET voltage
and HRS/LRS in Au/ZrO2/Ag devices. Even though I-V
switching has shown to be good with low operation
current, P/E endurance and data retention are also im-
portant, which are discussed below.
Banno et al. [16] and Sakamoto et al. [47] have re-
ported stable 104 P/E cycles with 100-μs pulse width, as
shown in Figure 12. Balakrishnan et al. [48] have re-
ported >107 P/E cycles in a Cu/SiO2/W CBRAM cell. To
analyze the data retention of an oxide-based CBRAM
device, Schindler et al. [18] have reported >105 s dataretention at a CC of 1 μA using a Cu/Cu:SiO2/W struc-
ture. Both HRS and LRS exhibit stable data retention
with a large resistance ratio of >104. Tsunoda et al. [45]
have shown >104 s data retention at a CC of 100 μA in a
Ag/TiO2/Pt cell. We have reported good data retention
at a CC of 50 μA of more than 200 h at 85°C with a high
resistance ratio of >108 using a Cu/GeOx/W structure
[20]. Figure 13a shows the LRS vs current compliances.
The LRS decreases with increasing CC from 5 pA to 700
μA, owing to the stronger Cu nanofilament formation in
TaOx films [17]. The value of LRS is independent of the
thickness of TaOx films. This suggests that our resistive
switching memory device can be applicable for MLC.
The RESET current increases with increasing CC from 5
pA to 700 μA, which indicates that a metallic filament
can be formed by applying larger current. Figure 13b
shows DC switching cycles, measured up to 1,000 cycles,
with different CCs varying from 100 to 800 μA. The LRS
decreases with increasing CCs because of the larger
diameter of the filaments. However, the HRS decreases
with increasing CCs, which is due to the remaining fila-
ment. This suggests that a single oxide-based switching
layer has a cycle-to-cycle variation. Therefore, bilayer
materials may have benefited to improve the switching
cycles and can also maintain a high resistance ratio with
demanded reliability too.
Bilayer materials
Several researchers have studied CBRAM phenomena
using bilayer materials to control Cu or Ag diffusion and
improve switching uniformity and other electrical per-
formances as well. Different bilayers such as Cu-Te/
GdOx [24], MoOx/GdOx [26], Ti/TaOx [29], GeSex/TaOx
[28], Cu-Te/Al2O3 [30], TiW/Al2O3 [31], and so on are
discussed below. Figure 14 shows a device-to-device
Figure 13 RESET current and DC switching cycles with current
compliances. (a) RESET current (IRESET) with current compliances. The
LRS decreases with increasing CCs. (b) DC switching cycles (>103)
with different current compliances. The thickness of the switching
material is about 15 nm. A 100-Ω series resistance was used during
endurance measurement. The device size is 1 × 1 μm2 [17].
Figure 14 Statistical distribution of LRS under V > VSET (SET
condition) and HRS under V < VRESET (RESET condition). (a) 20-nm
(shown in the inset) and (b) 50-nm cell in Cu-Te/GdOx CBRAM
devices [24].
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Cu-Te/GdOx bilayer materials in 1T1R configuration for
20-nm (Figure 14a) and 50-nm (Figure 14b) cell sizes is
reported [24]. A cell size of 20 nm in diameter is also
observed by using an atomic force microscopy image, as
shown in the inset of Figure 14a. No such inherent dif-
ferences of LRS are found in between two different cell
sizes, which represents that switching characteristics are
insensitive to the device area and indicates the filamen-
tary switching mechanism. By using MoOx/GdOx bilayer
materials, the IRESET is reduced to 300 μA as compared
to approximately 1 mA for a single MoOx layer [26]. Im-
proved switching characteristics by introducing a thin Ti
nanolayer in Al/Cu/TiO2/TaOx/W structures have been
observed by us [29]. Figure 15 shows the I-V switching
characteristics of both resistive switching memory de-
vices. One hundred consecutive switching cycles are in-
dicated by arrows 1 → 5 under a CC of 500 μA. The
memory device (Al/Cu/TaOx/W structure) shows a leak-
age current of approximately 1.5 pA at a Vread of +0.1 V
for a pristine device (Figure 15a), lower than that of the
current (23 pA) for the device in an Al/Cu/TiO2/TaOx/
W structure (Figure 15b). Because of a higher charge-trapping density by introducing a Ti nanolayer, the aver-
age leakage current is higher than that of the device
without a Ti nanolayer. The IRESET of the Al/Cu/TiO2/
TaOx/W devices is lower than that of the Al/Cu/TaOx/
W devices (100 vs 1,000 μA). An improved LRS disper-
sion is also observed for Al/Cu/TiO2/TaOx/W devices
owing to Cu migration controlled through a TiOx nano-
layer under external bias. A low operation current of 10
μA using a Cu/TiW/Al2O3/W structure is also reported
by limiting the possible Cu diffusion and has shown re-
sistive switching with limited variability [31]. The statis-
tical distribution of HRS and LRS with different CCs of
25 and 10 μA is also reported. It can be observed that
with reducing current compliance, the resistance ratio
increases up to ten times, which may cause reduction of
IRESET. This is attributed to the higher value of HRS and
broadened memory window. An Al/GeSex/TaOx/W device
Figure 15 I-V characteristics of (a) Al/Cu/TaOx/W and (b) Al/Cu/
TiO2/TaOx/W structures. The memory device shows excellent
uniformity at LRS after introducing a Ti nanolayer in the Cu/TaOx
interface [29].
Figure 16 Cumulative probability of the LRS/HRS for the Al/Cu/
GeSex/W, Al/Cu/GeSex/TaOx/W, and Al/Cu/TaOx/W CBRAM devices [28].
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to those of pure GeSex in an Al/Cu/GeSex/W structure
and TaOx in an Al/Cu/TaOx/W structure, improved uni-
formity of LRS/HRS with switching cycles is observed for
GeSex/TaOx bilayer materials, as shown in Figure 16. Con-
sidering 100 switching cycles at a CC of 100 nA, average
SET voltages are found to be +0.2, 0.28, and >0.3 V for
GeSex, TaOx/GeSex, and TaOx devices, respectively. A
stable LRS/HRS of the GeSex/TaOx device is observed, as
compared to that of pure GeSex and TaOx devices. This is
due to the Cu nanofilament formation in the TaOx switch-
ing layer at the GeSex/W interface. The LRS values are dif-
ferent because of defect control in switching materials.
The GeSex/TaOx bilayer device can be operated with dif-
ferent CCs varying from 1 nA to 500 μA. The average (or
standard deviation) values of the LRS for device-to-device
are found to be 0.14 GΩ (4.7 × 107), 5.2 kΩ (1.7 × 103),
and 601 Ω (117), and those of the HRS are 11.9 GΩ (9 ×
109), 0.34 GΩ (5 × 108), and 9.6 MΩ (9.5 × 106) at CCs of
1 nA, 50 μA, and 500 μA, respectively. The average resist-
ance ratios are 85, 6.5 × 104, and 1.6 × 104 at CCs of 1 nA,
50 μA, and 500 μA, respectively. Due to such a highresistance ratio, this resistive switching memory device
can be useful for MLC applications in the future with a
wide range of CCs from 1 nA to 500 μA.
Introducing bilayer materials, long >107 P/E cycles are
reported, as shown in Figure 17 [24]. The programming
current and pulse width are 100 μA and 5 ns, respect-
ively. A large resistance ratio of approximately 100 is
also shown in the inset. The programming current is
also reduced to 25 μA [31]. A small pulse width of 10 ns
is used. To review the retention behavior of a bilayer
CBRAM cell, long data retention of >105 s at 130°C in a
Cu:Ge-Te/Al2O3/TiN CBRAM device with a small cell
size of 20 nm is also reported [49]. Many devices are
measured to observe the LRS values with elapsed time,
as shown in Figure 18. A good resistance ratio of >10 is
observed. Good data retention of >105 s at 85°C under a
small CC of 50 μA is reported [17]. Figure 19 represents
the multi-level operation with variation of operation cur-
rents of Cu-Te/GdOx bilayer materials [24]. Levels 1 to
4 are observed clearly. This depends on different pro-
gramming currents, which can be used for MLC. In
addition, the VSET and VRESET voltages are also import-
ant to control the switching characteristics as well as
power. The device is operated with a high speed of 10 ns
for the SET and RESET. Table 2 presents the VSET and
VRESET of CBRAM devices with different switching ma-
terials. This indicates that bilayer materials show more
reasonable VSET and VRESET voltages for application and
the operation voltage of CBRAM devices is very good
(±2 V).
Switching mechanism
Generally, it is known that the switching mechanism is
based on the formation and removal of the metallic fila-
ment into the switching material, but there is one con-
flict about the growth kinetics of filaments. Therefore,
Figure 17 Pulse endurance of >107 cycles of a Cu-Te/GdOx/W
device. The pulse width was 10 ns. Every cycle up to 105 is shown in
the inset [24].
Figure 19 Four-level operations are shown by applying different
operation currents. The first three levels are the SET with different
programming currents, and the fourth level is the RESET condition.
Pulse widths for SET/RESET are 10 ns/10 ns, respectively [24].
Table 2 SET and RESET voltages (VSET and VRESET) for
various switching materials
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clearly for the mass production of CBRAM devices.
When a positive bias is applied on the active electrode
where the BE is grounded, then the Cu or Ag atoms are
ionized and drift through the switching medium (solid
electrolytes or oxide) under the electric field and finally
reach the inert electrode. The filament formation/re-
moval mechanism is reported first using a Ag0.33G-
e0.20Se0.47 solid electrolyte material, as shown in
Figure 20 [50]. Symanczyk et al. used Ag and Au as ac-
tive and inert electrodes, respectively. Under positive
bias on the Ag electrode (+V >VSET), Ag atoms become
electrically oxidized and drift through the Ag0.33G-
e0.20Se0.47 solid electrolyte and finally reduce at the Au
BE due to incoming electrons from the BE. As a result,Figure 18 Good data retention characteristics of >105 s at 130°C of
a Cu:Ge-Te/Al2O3/TiN CBRAM device [49].the metallic filament forms due to the gradual process
and the memory device switches from HRS to LRS,
which is known as the SET process (Figure 20a).
Ionization equations for the redox (reduction and oxida-
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Reduction : Mzþ þ ze−→M ð3Þ
where ‘M’ stands for Ag or Cu. When negative bias is
applied on TE (−V <VRESET), Ag atoms in the filament
become oxidized and migrate towards the TE, which
results in the device to get back from LRS to HRS
(Figure 20b). The resistive switching mechanism using a
Ge0.4Se0.6 solid electrolyte in an Al/Cu/Ge0.4Se0.6/W
structure was also investigated by us [12,33]. For HRS to
LRS (+V >VSET), the Cu ions are generated at the Cu/
Ge0.4Se0.6 interface from the Cu TE following the oxida-
tion method as mentioned in Equation 2 and migrated
towards the W BE due to the electric field, and then the
Cu metal starts to grow from the W BE following the re-
duction method as mentioned in Equation 3 to form the
Cu nanofilament in the GexSe1 − x solid electrolyte
through this redox reaction. It is reported that the base
of the filament is at the cathode side and the thinner
part of the filament at the anode side [33]. For LRS to
HRS (−V <VRESET), the electric field will be higher at
the Cu/filament interface and the Cu filament starts to
dissolve at the Cu/GexSe1 − x interface by Joule heating
first and then the electrochemical oxidation at the top of
the filament or the GexSe1 − x/filament interface. Basic-
ally, Joule heating at the weak part (i.e., the thinner part
of a filament at the Cu/filament interface generally) of a
metallic filament will play a role to dissolve the filament
first. However, further study is necessary to understand
the RESET mechanism. Then, the Cu ions are collected
in the Cu electrode through the reduction method as
mentioned in Equation 3. Therefore, the Cu filament
length is gradually decreased (i.e., full removal of metals
from the solid electrolyte), and the device is going backFigure 20 Simple schematic views of the devices at SET and RESET condit
between the two electrodes, and (b) RESET is the result of the removal ofto pristine. It is interesting to note that the Cu ions can
be migrated through porous regions in the solid electro-
lyte or defects. Therefore, defective solid electrolyte or
oxide materials can be used to get such a resistive
switching behavior. The Cu nanofilament is observed in
Cu/Ge0.4Se0.6/W devices by TEM [33]. The device was
prepared for TEM observation. Before going for TEM
observation, the memory device was characterized with
a program/erase of 4,000 cycles. Finally, the memory de-
vice was kept in a SET condition. The P/E current and
pulse width applied are 500 μA and 500 μs, respectively.
A huge Cu migration and filament formation are clearly
observed. The Ge0.4Se0.6 film in the filament region
shows to be crystalline owing to Cu ion migration and
Cu filament formation after the SET condition. The
diameter of the Cu nanofilament is approximately
11 nm. Some plausible explanations of Cu diffusion have
also been discussed from other reported results in the
literature. The diffusion occurs when copper or silver is
in contact with chalcogenides, as reported by McHardy
et al. [51]. The Cu or Ag reacts at room temperature
with amorphous chalcogenides without any exposure to
ultraviolet or electron radiation. After a few days, they
have observed that copper diffuses throughout the GeSe2
film and polycrystalline materials such as Cu2Se (FCC)
formed as small crystallites surrounding the amorphous
film. In contrast, we observed that the Ge0.4Se0.6 film
shows to be amorphous, which suggests that there is no
diffusion of Cu initially unless external bias is applied.
By applying external bias, structural changes (crystalline)
occur in an amorphous Ge0.4Se0.6 solid electrolyte. A
huge amount of Cu signal is obtained into the crystalline
region, due to the formation of a Cu cluster or Cu nano-
filament into the Ge0.4Se0.6 solid electrolyte. There are
mainly two diffusion mechanisms involved: one is a fastions. The device becomes (a) SET due to metallic path formation
the conductive path [50].
Figure 21 (See legend on next page.)
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Figure 21 HRTEM images, FFT analysis, and EDX analysis of a Cu/GeOx/W memory structure. (a) After SET operation (CC of >100 μA), the HRTEM
image of a Cu/GeOx/W memory structure. A crystalline Cu nanofilament is clearly observed in the GeOx film. The FFTs confirm the (b,g,i) Cu
nanofilaments, (c) Cu/W interface, (d) GeOx layer without Cu nanofilament, and (e) Cu electrode. (f) All layers and filaments are also confirmed by
EDX analysis. (h) Some amorphous regions are also observed. After the unipolar RESET operation, (j) an HRTEM image is shown. (k, l) An
amorphous GeOx layer with crystalline nanograins is observed because of the Ge-rich GeOx film. (m) A small amount of Cu also remains on the
Cu electrode because of higher Joule heating on the filament’s weak points [20].
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tional mechanism. However, Cu or Ag exhibits high
ionic mobility in chalcogenides; therefore, Ag or Cu ions
diffuse rapidly as interstitial species through these chal-
cogenides until a vacant site is encountered where sub-
stitution can occur [51,52]. Therefore, the defects play
an important role for the formation/dissolution of a Cu
filament through the solid electrolyte. Schindler et al.
[53] have also reported the formation of Cu clusters on
the surface of a Ge0.3Se0.7 film after deposition of a 160-
nm Ge0.3Se0.7 film on a 50-nm-thick Cu layer. They also
observed a Ag filament with a diameter of 20 nm in the
Ge0.3Se0.7 solid electrolyte by conductive atomic force
microscopy (CAFM) [53]. The Cu nanofilament was also
observed by HRTEM after keeping the memory device
at SET (Figure 21 [20]). A typical device size was ap-
proximately 150 × 150 nm2. The crystalline Cu nanofila-
ment and GeOx film (without Cu nanofilament) are
shown. The clear crystallization in the GeOx film shows
a truncated conically shaped Cu nanofilament, which
was also confirmed by EDX analysis (Figure 21f ). The
Cu signal calculated at the Cu electrode, GeOx without
filament, and Cu nanofilament in the GeOx film are ap-
proximately 350, 200, and 400 at a typical energy of
0.92 keV, respectively. It is thus clear that the Cu signal
is higher (400) in the Cu nanofilament than it would be
without the Cu nanofilament in the GeOx film. This
nanofilament has Cu clusters (or nanocrystals) embed-
ded in the GeOx film or it is a Cu:GeOx mixture. The
Cu clusters are also confirmed by fast Fourier transform
(FFT) analysis (Figure 21b,c,i), while the GeOx film with-
out Cu signals is shown in Figure 21d,h. Owing to the
small crystals (nanograins) or amorphous GeOx film, the
FFT does not show a clear signal. Crystal d-spacing
values of 2.0874 Å (Cu) and 2.4506 Å (Cu2O) are ob-
served inside the nanofilament (Figure 21b,i), which are
very close to the d-spacing value of pure Cu (111) of
2.0880 Å [28] and similar to that of the Cu electrode
(Figure 21e). The d-spacing value of 2.1953 Å was ob-
served at the Cu filament/W interface, which is in be-
tween the d-spacing value of Cu (111) and W (110) and
was approximately 2.2378 Å (Figure 21c). A truncated
conically shaped crystalline Cu nanofilament, the widths
of the base and top being 85 and 70 nm, respectively,
was observed. After unipolar RESET, a small crystalline
GeOx film is also observed (Figure 21j). Further, smallcrystals (3- to 5-nm grains), an amorphous GeOx film
(Figure 21k,l), and the remaining Cu on the Cu electrode
(Figure 21m) are also found. This suggests that the Cu
nanofilament has been dissolved almost completely after
the RESET of the unipolar resistive switching mode, and
thus, the device starts to behave as a pristine device.
However, understanding of the growth/dissolution kinet-
ics of the metallic filament under bias is also important.
Yang et al. [54] have reported the growth kinetics of
nanofilament formation using a Ag/SiO2/Pt CBRAM de-
vice (Figure 22). When a positive voltage is applied to
the Ag electrode, the Ag ion starts to inject into the
SiO2 dielectric layer and forms a well-defined conduct-
ing filament with a typical conical shape highlighted by
the top arrow in Figure 22a. It is interesting to note that
the thinnest part of the filament is apparently near the
inert Pt electrode interface, with a much wider base that
formed near the active Ag electrode which is contrary to
solid electrolyte-based cells. When negative bias is ap-
plied on the TE, it has been observed that the filament
at the narrowest region near the filament/inert electrode
interface starts to dissolve and the rest of the filament is
no longer electrically connected to the positively biased
inert electrode and device switched to HRS, as shown in
Figure 22b. Since the cation mobility inside the solid
electrolyte-based CBRAM devices is higher, a large num-
ber of cations become reduced and the filament starts to
grow from the inert electrode. Hence, a dendrite-like
filament with the base at the active electrode and the
thinnest part at the dielectric/inert electrode interface is
formed, as presented in Figure 22c. To further investi-
gate the role of cation transport in dielectric films, they
have chosen a-Si as the switching medium due to lower
cation mobility compared with a SiO2-based device.
When positive bias is applied on the TE, the filament
starts to grow from the TE and a conducting path is formed
in between two electrodes, as depicted in Figure 22d. This
is due to very slow cation mobility through the a-Si by
which before reaching to the inert electrode cations be-
come reduced by the highly mobile incoming electrons
from the inert electrode, as presented in Figure 22e. To
unfold the switching mechanism of CBRAM devices,
the exact filament dynamics is also very important, be-
cause the switching stability of the device depends on
the filament geometry. So it is reported that the devices
are initially at HRS or pristine, and after applying the
Figure 22 TEM images and schematic diagrams for the conducting filament kinetics. (a) TEM image of a SiO2-based material after the formation
of the conducting nanofilament. The arrows indicate complete and incomplete nanofilaments. The scale bar is 200 nm. (b) TEM image after
RESET operation. (c) Schematic illustration of the filament growth process. (d) TEM image of a conducting filament in a-Si-based CBRAM devices.
The scale bar is 50 nm. (e) Schematic diagram of the nanofilament growth process in an a-Si CBRAM device [54].
Figure 23 Schematic view of a crossbar structured for gap-type atomic
switch. (a) A positive bias applied on the Pt nanowire makes the device
in HRS by forming a 1-nm gap between the two electrodes. (b) A
conducting Ag bridge is formed inside the gap by electrochemical
reaction with the help of negative bias on the Pt nanowire [38].
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CBRAM device is gapless. On the other hand, there is
another type of CBRAM devices where the devices are at
LRS initially. This is known as gap-type atomic switch,
whose switching mechanism is discussed below.
Hasegawa et al. [38] have investigated an implicit
mechanism of the gap-type switching phenomenon, as
shown in Figure 23. Initially, the device is at LRS. Apply-
ing positive bias on a Pt nanowire, Ag atoms become Ag+
cations and diffuse through the Ag2S layer. As a result,
forming a 1-nm gap, the device goes to HRS (Figure 23a).
After reversing the polarity of the external bias, a nano-
bridge is formed inside the gap and the device switches to
LRS (Figure 23b). These oxidation and reduction phenom-
ena have been explained clearly by the schematic illustra-
tion shown in Figure 24 [38]. In the equilibrium condition
when no bias is applied, the electrochemical potential of
the Ag+ ions inside the Ag2S surface and that of the Ag
atoms on the surface are equal. Hence, the activation
energy of the oxidation (EO) and reduction (ER) remain
the same, as shown in Figure 24a. When a positive bias
is applied on the Ag substrate, Ag+ cations move to-
wards the surface and hence the concentration of the
Ag+ ions increases at the Ag2S surface. According to the
formula of electrochemical potential, μ = μ0 + Fφ + RT
lnγC, where μ0 is the potential for γC = 1, F is the
Faraday constant, φ is the electrical potential, R is the
molar gas constant, T is the absolute temperature, γ is theactivity co-efficient, and C is the concentration of the
metal cation, the potential of Ag+ ions increases due to
the increase of the concentration resulting in ER < EO, and
the Ag nanowire starts to grow inside the gap (Figure 24b).
Under negative bias, Ag+ ions migrate towards the bottom
Figure 24 Simple schematic diagrams of the mechanism of Ag
nanowire growth and dissolution process. (a) When no bias is
applied, then the activation energies for reduction and oxidation are
equal in the equilibrium condition. (b) Positive bias on the Ag2S
electrode causes the diffusion of Ag+ cations towards the surface of
the Ag2S electrode, making ER smaller than EO. As a result, the
reduction rate of Ag+ cations enhances. (c) Due to the negative bias
on the Ag2S electrode, Ag
+ cations diffuse towards the bottom of
the Ag2S electrode, making EO smaller than ER. As a result, Ag atoms
oxidize easily and diffuse inside the Ag2S electrode [38].
Figure 25 Cross-sectional TEM image of the memory device with a
Ag/GeS2/W structure. The energy-filtered TEM image shows the
existence of the Ag metallic path during the SET condition of the
device [14].
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+
ion decreases at the sub-surface, resulting in Eo < ER,
which enhances the oxidation rate of the Ag atoms and re-
sponsible for the HRS of the device (Figure 24c). Recently,
Vianello et al. [14] have shown evidence of filamentary-
based CBRAM operation using a Ag/Sb-doped GeS2/W
structure (Figure 25), which can be used for proto-typical
production. In the energy-filtered TEM image, it is clearly
shown that a metallic filament is formed under SET
condition, which makes a conducting path inside the
solid electrolyte. Two parameters, temperature and volt-
age, play an important role for this process. The positive
voltage on the Ag active electrode is responsible for the
nucleation of the activated Ag ions which migrate across
the solid electrolyte. As a result, a filamentary path is
formed from the W inert BE electrode towards the
active TE. On the other hand, a reverse bias causes the
dissolution of the existing filament and results in
the RESET of the device. Therefore, it is observed that
the operation mechanism of CBRAM devices depends
on not only the oxidation-reduction of the active elec-
trode but also the several ways of filament formation
dynamics which induce an important role on overall
device performances. The switching mechanisms indifferent references of similar structures are always vari-
ous, and they need to be unique from understanding
point of view as well as application. Various mecha-
nisms are observed which are owing to different switch-
ing materials, the anode/switching material interface,
and different deposition methods. Therefore, selecting
the switching material and deposition methods also has
a major role. Further study is needed to explore the
growth/dissolution kinetics of the metallic filaments in
the future.
Crossbar memory for 3D architecture
From the above discussions, it is concluded that
CBRAM technology is the most efficient one for future
nanoscale non-volatile memory application; however,
one of the key issues is the necessity of high-density
storage. Among the different types of device structures,
the cross-point CBRAM device in 3D architecture is the
most possible way to compete with multi-bit storage
NAND FLASH. In addition, this crossbar memory can
be used as a logic operation also [55]. Kim et al. [22]
have demonstrated CBRAM switching using a Ag/a-Si/
SiGe/W stack in 40 top nanowire electrodes crossed
with 40 bottom nanowire electrodes in crossbar archi-
tecture, as shown in Figure 26. The operation of each
cross-point of the integrated crossbar array is designed
by a binary bitmap image with 1,600 pixels (40 × 40)
representing data 0, i.e., the ‘HRS state’, and pixels repre-
senting data 1, i.e., the ‘LRS state’. For writing ‘1’ into a
cell inside the array, a 3.5-V, 100-μs pulse is applied
across the selected cell through the CMOS decoder cir-
cuit while the other unselected electrodes in the 40 × 40
Figure 27 I-V switching characteristics of an Al/Cu/GeOx/W CBRAM
device. The device can be operated at a low CC of 1 nA [21].
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tude equaling half of the programming voltage to
minimize disturbance of the unselected cells. A similar
approach is used for writing ‘0’ using a −1.75-V, 100-μs
erase pulse. The programming/erasing is carried out
based only on the input pattern and ignored the existing
state of the memory cells, and a single programming/
erase pulse is sufficient for each cell. Once all data are
programmed in an array, the information in the array is
then read out one cell at a time by applying a 1-V, 500-
μs read pulse across the target cell, while grounding all
unselected electrodes through the CMOS decoder.
Stable switching with reasonable RESET current is
needed to confirm the operations, which is not observed
from their reports. Tada et al. [27] have also imple-
mented a TiOx/TaSiOy CBRAM stack in 4 × 4 crossbar
architecture integrated with a CMOS circuit, and a
higher operation current of >100 μA is also shown. Ac-
cording to our previous investigation [21], we have re-
ported a cross-point CBRAM device using an Al/Cu/
GeOx/W structure at a low current of 1 nA, as shown in
Figure 27. Initially, all memory devices were in HRS. A
formation voltage of >1 V is necessary to switch the
memory device from HRS to LRS, which is shown in the
first cycle and at a CC of 500 nA. After the formation
process, the device shows normal bipolar resistive
switching behavior. The memory device can be operated
at a low CC of 1 nA, and a cylindrical-type filament can
be expected because the HRS is the same after RESET
operation. A change of HRS is observed at a CC of
50 μA. At a higher CC of 50 μA, the filament diameter
is increased and the shape of the filament will be a con-
ical type. After RESET operation, the Cu filament re-
mains at the GeOx/W interface. On the other hand, aFigure 26 SEM image of a crossbar array fabricated on top of a
CMOS chip [22]. This shows that high-density CBRAM devices could
be produced.high formation voltage of approximately 6 V is needed
for Al TE [21]. In this case, the memory device can be
operated at a low CC of 1 nA, but a large RESET current
of >1 mA is needed to rupture the oxygen vacancy con-
ducting filaments. Further, Al TE will react with GeOx
and form an AlOx layer at the Al TE/GeOx interface.
Using Al TE, a high IRESET of >20 mA was also reported
by Kato et al. [56]. Lin et al. [57] have also reported high
IRESET for Al2O3-based resistive memory using a Ti/
Al2O3/Pt structure. According to several reported re-
sults, using an Al electrode is required for larger oper-
ation voltages as well as large RESET currents [56-58].
On the other hand, an excellent scaling of RESET
current is observed for Al/Cu/GeOx/W cross-point
memory devices with CCs from 1 nA to 50 μA. Further-
more, the RESET current is lower than the CC, which
proves no current overshoot effect even 1R configur-
ation or there is no parasitic effect. However, a GeOx
solid electrolyte-based cross-point memory in a Cu/
GeOx/W structure shows a high resistance ratio of 10
8
for future MLC applications. This suggests that the Cu
nanofilament diameter can be controlled by CCs using
Al/Cu/GeOx/W cross-point memory devices. Recently,
a cross-point memory using an AlOx switching layer
also shows good characteristics for 3D architecture [59].
However, one of the key issues for 3D CBRAM storage
is sneak path leakage. This can be solved by using a
1TnR or 1S1R (one selector-one resistor) structure. Jo
et al. [60] have reported the integration of a 3D-
stackable 1S1R passive crossbar memory. The selector
shows a sharp switching slope of <5 mV/dec, selectivity
of 1010, speed of <50 ns, and endurance of >108 cycles.
A 4-Mb 1S1R crossbar array shows that the sneak path
leakage current is suppressed below 0.1 nA. It is ex-
pected that a high-density memory can be utilized with
a low power for using CBRAM devices.
Figure 28 SET operation and dual cell of a CBRAM structure. (a) SET operation of a SixOy-based CBRAM structure. (b) The dual cell of a CBRAM
structure [64].










Ag/10% Sb-GeS2/W [14] 100 10
5 at 150°C >105
Cu/Cu-doped SiO2/W [18] 5 10
5 at 1 μA 107
Cu/GeOx/W [20] 50 >10
6 at 85°C >103
Cu/Cu-Te/GdOx/W [24] 110 3.6 × 10
5 at 130°C ~107
Al/Cu/Ti/TaOx/W [29] 0.1 to 300 10
4 104
Al/TiN/Cu/TiW/Al2O3/W [31] 25 6 × 10
2 at 125°C 106
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A CBRAM with a 32-kb chip has been reported by using
I2C (Inter-Integrated Circuit) and SPI (Serial Peripheral
Interface) bus architecture [61]. The operation voltage is
approximately 2.5 to 3.6 V. Chevallier et al. [62] have re-
ported a 64-Mb CBRAM storage device with a 130 nm
technology node. Otsuka et al. [63] have reported a 4-
Mb storage device in a 180 nm technology node with
promising 2.3 GB/s read and 216 MB/s write through-
put. Figure 28 shows a schematic diagram of dual-cell
CBRAM devices using Cu-Te/SiOx (or a-Si) layers [64].
The operating parameters of the 168-mm2 chips are the
supply voltages of 1.2 and 5 V with an on-chip charge
pump providing 6.6 V required for programming. It has
two BEs which are driven by the two buried word line
MOS transistors to write or erase the memory cells. The
memory cell size is designed to be 6 F2. This storage de-
vice can be combined high performance and high bit
density whereas its other counterparts are failing to
achieve the same goal. Those CBRAM chips can be used
as an economical alternative to the conventional Electrically
Erasable Programmable Read-Only Memory (EEPROM)technology and may be applicable to electronic toys,
games, consumer electronics, wireless LAN, data stor-
age, etc. The concept of this dual cell is similar to that
of complementary resistive switching [65], where two
cells are in a series. It is expected that the CBRAM
device can be mass productive in the near future, if
there is a solution of reliability under few microampere
operation and a clear understanding of the switching
mechanism.
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In this article, we have reviewed CBRAM switching
characteristics and switching mechanism, introducing
chalcogenide, oxide, and bilayer switching layers. In the
first section, we review the switching performance of
chalcogenide-based CBRAM. It is observed that a
chalcogenide-based memory device shows good bipolar
resistive switching, long P/E endurance of >105 cycles,
and a good data retention of >105 s at >85°C. The mem-
ory device also shows multi-level operation with varying
current compliance from CCs of 5 to 500 μA. It is ob-
served that the oxide-based memory device performs at
a low CC of 5 pA, good device-to-device uniformity,
good data retention at low current of 1 μA, and good P/
E cycles as well. It is found that bilayer switching mate-
rials show excellent device-to-device uniformity, robust
data retention, and better P/E cycles of >107 with a high
speed of few nanoseconds. The performances of CBRAM
devices using different switching materials and structures
are listed in Table 3. The switching mechanism is based
on the formation and dissolution of the metallic filament
depending upon electrical bias. The growth kinetics of
the metallic path in different chalcogenide- and oxide-
based switching materials are reported. However, it is
still debated how to start growing/dissolving the me-
tallic filament and which interface is responsible for
different switching materials and structures also. It is
suggested that further study is needed for the under-
standing of the switching mechanism. The cross-point
memory in 3D architecture can have a promising
solution for future high-density non-volatile memory
with low power. CBRAM as a chip is showing to
realize mass production in the future. However, the
reliability issues in terms of stability of HRS, LRS,
endurance, and data retention need to be solved and
more studies are needed. It is expected that CBRAM
devices have very good opportunity for scaled (<11 nm
technology node) non-volatile memory devices or logic
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